summaryrefslogtreecommitdiff
path: root/CMOS/positive_threshold_inverter.asy
diff options
context:
space:
mode:
authorJed Barber <jjbarber@y7mail.com>2016-12-15 14:26:29 +1100
committerJed Barber <jjbarber@y7mail.com>2016-12-15 14:26:29 +1100
commit76682bade38a8b2d58490ddbb80cb627a2b2ad1b (patch)
tree2b6aa35854a5a9488e419ddf9792d4037bf697d5 /CMOS/positive_threshold_inverter.asy
parent1e7286b071bcb070ddaa95f09d29614bad7a282d (diff)
Old uncommitted changesHEADmaster
Diffstat (limited to 'CMOS/positive_threshold_inverter.asy')
-rw-r--r--CMOS/positive_threshold_inverter.asy36
1 files changed, 18 insertions, 18 deletions
diff --git a/CMOS/positive_threshold_inverter.asy b/CMOS/positive_threshold_inverter.asy
index 1122cb4..3ce48e9 100644
--- a/CMOS/positive_threshold_inverter.asy
+++ b/CMOS/positive_threshold_inverter.asy
@@ -1,18 +1,18 @@
-Version 4
-SymbolType CELL
-LINE Normal 32 48 64 48
-LINE Normal -32 48 -48 48
-LINE Normal 32 32 -32 32
-LINE Normal 32 64 32 32
-LINE Normal -32 64 32 64
-LINE Normal -32 32 -32 64
-LINE Normal 32 40 32 48
-LINE Normal 47 48 32 40
-TEXT 0 48 Center 0 PTI
-SYMATTR Description Positive threshold inverter
-PIN -48 48 NONE 0
-PINATTR PinName A
-PINATTR SpiceOrder 1
-PIN 64 48 NONE 0
-PINATTR PinName Y
-PINATTR SpiceOrder 2
+Version 4
+SymbolType CELL
+LINE Normal 32 48 64 48
+LINE Normal -32 48 -48 48
+LINE Normal 32 32 -32 32
+LINE Normal 32 64 32 32
+LINE Normal -32 64 32 64
+LINE Normal -32 32 -32 64
+LINE Normal 32 40 32 48
+LINE Normal 47 48 32 40
+TEXT 0 48 Center 0 PTI
+SYMATTR Description Positive threshold inverter
+PIN -48 48 NONE 0
+PINATTR PinName A
+PINATTR SpiceOrder 1
+PIN 64 48 NONE 0
+PINATTR PinName Y
+PINATTR SpiceOrder 2