summaryrefslogtreecommitdiff
path: root/CMOS/2_input_antimin.asy
diff options
context:
space:
mode:
Diffstat (limited to 'CMOS/2_input_antimin.asy')
-rw-r--r--CMOS/2_input_antimin.asy48
1 files changed, 24 insertions, 24 deletions
diff --git a/CMOS/2_input_antimin.asy b/CMOS/2_input_antimin.asy
index 1b33509..2e9850b 100644
--- a/CMOS/2_input_antimin.asy
+++ b/CMOS/2_input_antimin.asy
@@ -1,24 +1,24 @@
-Version 4
-SymbolType CELL
-LINE Normal 48 64 32 64
-LINE Normal 32 56 48 64
-LINE Normal 32 64 32 56
-LINE Normal 64 64 48 64
-LINE Normal -32 48 -48 48
-LINE Normal -32 80 -48 80
-LINE Normal 32 32 -32 32
-LINE Normal 32 96 32 32
-LINE Normal -32 96 32 96
-LINE Normal -32 32 -32 96
-TEXT 0 77 Center 0 MIN
-TEXT 0 52 Center 0 ANTI
-SYMATTR Description 2-input ANTIMIN gate
-PIN -48 48 NONE 0
-PINATTR PinName A
-PINATTR SpiceOrder 1
-PIN -48 80 NONE 0
-PINATTR PinName B
-PINATTR SpiceOrder 2
-PIN 64 64 NONE 0
-PINATTR PinName Y
-PINATTR SpiceOrder 3
+Version 4
+SymbolType CELL
+LINE Normal 48 64 32 64
+LINE Normal 32 56 48 64
+LINE Normal 32 64 32 56
+LINE Normal 64 64 48 64
+LINE Normal -32 48 -48 48
+LINE Normal -32 80 -48 80
+LINE Normal 32 32 -32 32
+LINE Normal 32 96 32 32
+LINE Normal -32 96 32 96
+LINE Normal -32 32 -32 96
+TEXT 0 77 Center 0 MIN
+TEXT 0 52 Center 0 ANTI
+SYMATTR Description 2-input ANTIMIN gate
+PIN -48 48 NONE 0
+PINATTR PinName A
+PINATTR SpiceOrder 1
+PIN -48 80 NONE 0
+PINATTR PinName B
+PINATTR SpiceOrder 2
+PIN 64 64 NONE 0
+PINATTR PinName Y
+PINATTR SpiceOrder 3