summaryrefslogtreecommitdiff
path: root/CMOS/2_input_inverting_consensus.asy
blob: c6ff74ea3afce0333bd94d56b6a6663a83476365 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
Version 4
SymbolType CELL
LINE Normal 48 64 32 64
LINE Normal 32 56 48 64
LINE Normal 32 64 32 56
LINE Normal 64 64 48 64
LINE Normal -32 48 -48 48
LINE Normal -32 80 -48 80
LINE Normal 32 32 -32 32
LINE Normal 32 96 32 32
LINE Normal -32 96 32 96
LINE Normal -32 32 -32 96
TEXT 0 52 Center 0 CON
WINDOW 0 -16 16 Left 0
SYMATTR Description 2-input NAND gate
SYMATTR SpiceLine VDD=5  SPEED=1.0  TRIPDT=5e-9
SYMATTR Prefix X
SYMATTR SpiceModel VDD 0
PIN -48 48 NONE 0
PINATTR PinName A
PINATTR SpiceOrder 1
PIN -48 80 NONE 0
PINATTR PinName B
PINATTR SpiceOrder 2
PIN 64 64 NONE 0
PINATTR PinName Y
PINATTR SpiceOrder 3