summaryrefslogtreecommitdiff
path: root/CMOS/negative_threshold_inverter.asy
blob: 2a16bc21aee713c0f5960510639714484210e2b1 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
Version 4
SymbolType CELL
LINE Normal 32 48 64 48
LINE Normal -32 48 -48 48
LINE Normal 32 32 -32 32
LINE Normal 32 64 32 32
LINE Normal -32 64 32 64
LINE Normal -32 32 -32 64
LINE Normal 32 40 32 48
LINE Normal 47 48 32 40
TEXT 0 48 Center 0 NTI
WINDOW 0 -15 16 Left 0
SYMATTR Prefix X
SYMATTR SpiceModel VDD 0
SYMATTR Description Inverting buffer
SYMATTR SpiceLine VDD=5  SPEED=1.0  TRIPDT=5e-9
PIN -48 48 NONE 0
PINATTR PinName A
PINATTR SpiceOrder 1
PIN 64 48 NONE 0
PINATTR PinName Y
PINATTR SpiceOrder 2