summaryrefslogtreecommitdiff
path: root/simulated/standard_inverter.asc
blob: a0a58b0e68496dce619229ef928de5032c1c4365 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
Version 4
SHEET 1 880 680
WIRE 176 96 64 96
WIRE 288 96 208 96
WIRE 208 128 208 96
WIRE 208 128 144 128
WIRE 144 160 144 128
WIRE 144 160 64 160
WIRE 176 160 176 96
WIRE 288 160 176 160
FLAG 64 96 A-
IOPIN 64 96 In
FLAG 64 160 A+
IOPIN 64 160 In
FLAG 288 96 Y-
IOPIN 288 96 Out
FLAG 288 160 Y+
IOPIN 288 160 Out
TEXT 136 232 Left 0 ;Total = 0 transistors