summaryrefslogtreecommitdiff
path: root/simulated/positive_threshold_inverter.asc
blob: c8066ec06741332a899e5ebb745516d56dbc51ae (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Version 4
SHEET 1 880 680
WIRE 0 64 -48 64
WIRE 240 64 32 64
WIRE 32 128 32 64
WIRE 32 128 -48 128
WIRE 96 128 32 128
WIRE 240 128 160 128
WIRE 96 160 96 144
FLAG 96 160 0
FLAG 240 64 Y-
IOPIN 240 64 Out
FLAG 240 128 Y+
IOPIN 240 128 Out
FLAG -48 64 A-
IOPIN -48 64 In
FLAG -48 128 A+
IOPIN -48 128 In
SYMBOL Digital\\inv 96 64 R0
SYMATTR InstName A1
TEXT 144 216 Left 0 ;Total = 2 transistors