index
:
ternary-logic
master
Ternary logic gate schematics
Jed Barber
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
simulated
Mode
Name
Size
-rw-r--r--
positive_threshold_inverter.asc
394
log
plain
-rw-r--r--
standard_inverter.asc
355
log
plain
